Department of Electrical and Computer Engineering University of California Davis EEC146A Integrated Circuits Fabrication Fall Quarter 2015

Instructor: Dr. Erkin Şeker Dept. of Electrical and Computer Engr. Rm. 3177, Kemper Hall Email: <u>eseker@ucdavis.edu</u> Office Hours: Tue. 11:00am-12:00pm and Wed. 11:00-12:00pm in 3177 Kemper

Microfabrication Engineer:

Dr. Yusha Bey Email: jasmall@ucdavis.edu

TAs:

Josh Garrison Email: jcgarrison@ucdavis.edu

Gurkan Polat Email: <u>kgpolat@ucdavis.edu</u>

Jackson Thomas Email: jakthomas@ucdavis.edu

TAs will not hold regular office hours and should be contacted via email to schedule meetings if needed.

Lecture Times: Tue. and Thu.	9:00am-9:50am	Location: Wellman, Rm. 115	
Lab Times: Monday Wednesday Thursday	9:00-11:50am 1:10-4:00pm 1:10-4:00pm	Location: Kemper Hall 1224 Kemper Hall 1224 Kemper Hall 1224	TA: Josh Garrison Gurkan Polat Jackson Thomas

Catalog Description:

Integrated Circuits Fabrication: (3 units) Lecture 2 hours; Lab 3 hours.

Basic fabrication processes for Metal Oxide Semiconductor (MOS) integrated circuits. Laboratory assignments covering oxidation, photolithography, impurity diffusion, metallization, wet chemical etching, and characterization work together in producing metal-gate PMOS test chips which will undergo parametric and functional testing.

Prerequisites:

EEC 140A

Textbook:

Required: *Introduction to Microelectronic Fabrication*, 2nd Edition by Richard C. Jaeger. Prentice Hall, McGraw Hill, 2002.

Suggested reading: *Silicon VLSI Technology – Fundamentals, Practice, Modeling* by James D. Plummer, Michael D. Deal, Peter B. Griffin. Prentice Hall, 2000.

Grading:

Homework: 5% Weekly Labs: 35% (Pre-lab: 15% & Lab report: 20%) Midterm Exam: 20% Quiz (15%) Final Exam: 25%

Homework Sets:

There will be 7-8 homework sets which will typically be assigned a week before they are due. Homework will not be graded in detail but a full or no score will be administered for each question.

Laboratory Assignments:

A pre-lab homework will be assigned approximately a week before each lab. In order to benefit fully from the lab session, it is essential to complete these assignments. More information on the pre-lab and lab report assignments will be given in class and by the TAs.

Quizzes:

Unannounced in class quizzes (~10 minutes long) will be given during class. Students will be required to provide their own blank paper to take the quiz. There will be approximately 10 quizzes during the entire quarter and the lowest grade will be dropped. There will be no make-up quizzes or time extension for late starts.

Final Exam:

Final exam is scheduled for 6:00pm-8:00pm Friday December 8, 2015. Final exam will be comprehensive. Further information will be given in-class prior to each exam.

Make-up Exams:

Make-up exams will not be given unless cases of extreme extenuating circumstances arise.

Regrading:

If you disagree with the grading on homework, quiz, or exams with good reason please attach a note and return it to the instructor. The instructor will review the grading, and reassign points as necessary. Note that upon regrading the score may go up or down.

Attendance & Late Submission Policy: Assignments submitted after deadline up to 24 hours will have 20% deducted; between 24 hours and 48 will have an additional 20% deducted. Any submission later than 48 hours will not be accepted.

Academic Integrity:

Cheating and Plagiarism will not be tolerated. Professional integrity is an important aspect of all engineering disciplines, and understanding the material in these courses is integral to becoming a proficient and productive engineer. As such, it is imperative that you spend the time and effort to fully understand the material. Please read the UC Davis "Code of Academic Conduct" for further details: <u>http://sja.ucdavis.edu/cac.html</u>

Course Content and approximate timeline:

Week	Date	Lecture	Торіс	Lab	
	-	-	-		
1⁄2	9/24	1	Intro to cleanroom, rules & safety training	-	
1	9/29	2	MOSFET layout, cross-section, intro to process flow	1	
	10/1	3	Photolithography, pattern transfer	Safety, gowning, piranha clean	
2	10/6	4	Oxidation	$\frac{2}{1^{\text{st}}}$	
	10/8	-	NO CLASS	1 st mask, oxide etching	
3 -	10/13	5	Oxidation & wet chemical etch	3	
	10/15	6	Diffusion	Characterization (Morphology)	
	10/20	7	Diffusion (cont.)	4 2 nd mask, gate removal	
4 10	10/22	8	Sheet resistance, junction depth		
5	10/27	9	Dry etching, (an)isotropic etching	5 Characterization (Electrical)	
	10/29	-	MIDTERM		
	11/3	11/310Ion implantation, annealing	Ion implantation, annealing	6 3 rd mask, gate & contact etch	
6	11/5	11	Ion implantation, annealing (cont.)		
_	11/10	12	Physical vapor deposition (PVD)	NO LAB	
7	11/12	13	Chemical vapor deposition (CVD)		
Q	11/17	14	Metal-semiconductor interface	7	
	11/19	15	Characterization techniques	4 th mask, interconnects	
9	11/24	16	Process monitoring, dicing, wire bonding, packaging	- NO LAB	
	11/26	-	THANKSGIVING		
10	12/1	17	Biological microsystems & nanotechnology	8	
	12/3	-	REVIEW	Characterization (Device)	